

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/788,718 02/27/2		02/27/2004	2004 Lawrence A. Booth	P8451C	6787
25694	7590	10/17/2006		EXAMINER	
INTEL CORPORATION P.O. BOX 5326			·	NAMAZI, MEHDI	
SANTA CLARA, CA 95056-5326				ART UNIT	PAPER NUMBER
	,			2189	

DATE MAILED: 10/17/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/788,718	BOOTH, LAWRENCE A.
Office Action Summary	Examiner	Art Unit
	Mehdi Namazi	2189
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDON	DN. timely filed m the mailing date of this communication. IED (35 U.S.C. § 133).
Status		·
<ol> <li>Responsive to communication(s) filed on <u>08 At</u></li> <li>This action is <b>FINAL</b>.</li> <li>Since this application is in condition for alloward closed in accordance with the practice under E</li> </ol>	action is non-final. nce except for formal matters, p	
Disposition of Claims		
4) ☐ Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-3,6,7,9,10 and 18-23 is/are rejected. 7) ☐ Claim(s) 4,5,8 and 11-17 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.	
Application Papers		
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 08 August 2006 is/are:  Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Ex	a) $\boxtimes$ accepted or b) $\square$ objected drawing(s) be held in abeyance. So ion is required if the drawing(s) is c	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been recei u (PCT Rule 17.2(a)).	ation No ved in this National Stage
Attachment(s)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:	Date

Art Unit: 2189

#### **DETAILED ACTION**

This office action is in response to amendments filed August 8, 2006.

#### **Priority**

The claim for priority under 120 is defective. Applicant is required to provide a specific reference to the application (either in the first sentence [which is what applicant intends here] or in an application data sheet) within 4 months of filing the CON.

Applicant did not file within 4 months. See MPEP 201.11(III)(E) and (F).

#### **Drawings**

The drawings were received on August 8, 2006. These drawings are approved.

#### Terminal Disclaimer

The terminal disclaimer filed on August 8, 2006 disclaiming the terminal portion of any patent granted on this application, which would extend beyond the expiration date of patent No. 6,757,817 has been reviewed and is accepted. The terminal disclaimer has been recorded.

## Response to Arguments

Applicant's arguments filed August 8, 2006 have been fully considered but they are not persuasive.

Art Unit: 2189

Patel disclosed if the enabling indicator is set, and the additional tag match operation is successful, branch 88a, (cache miss, but <u>instruction</u>/data is part of the memory block frame of the cache fill in progress), the control logic further examines the valid bits to determine if the particular <u>instruction</u>/data has been retrieved from the main memory and stored into the selected cache line, block 90. If the <u>instruction</u>/data has been retrieved and stored, branch 90a, the control logic causes input line select signals to be provided to the <u>instruction</u>/data cache multiplexor, block 100. In addition, the control logic causes <u>instruction</u>/data valid signal to be provided to the <u>instruction</u> queue, one of the register file, or one of the function units, block 98 (col. 9, lines 37-50).

Fleck disclosed a cache system for including a loop buffer [loop cache buffer] for storing and providing information of instructions executed in a loop (e.g see co1.3, lines 25-67, col.4, lines 1-17). The use of Fleck's loop buffer could provide the capability to reduce the number of times of a given request made frequently to the Cache array of Patel, thereby minimizing the R/W cycle, and it could be achieved by defining the I/O ports of the loop buffer of Fleck into Patel's configuration, and because Patel already taught the use of a buffer [cache miss buffer] in addition to a cache to reduce the wait time (e.g see col.3, lines 48-53), although the buffer was not used as loop buffer, one of ordinary skill in the art should be able to recognize Fleck's loop buffer which was used in addition to a cache subsystem (see col.2, lines 49-55) for storing instructions frequently used to minimize the memory access time (Col. 1, lines 65-67, coil.2, lines 1-2) could have provided a solution to Patel's cache array, and in doing so provided a motivation.

Art Unit: 2189

Uesugi was used to further in view of Patel et al. in view of Fleck et al. for teaching of the loading of the tag register after hit occurred (see page 5, lines 16-20, page 6, lines 1-12).

Bobick taught his loop buffer 140 was a RAM construct (e.g. see col. 10, lines 10-12), therefore, the loop buffer was not limited to the storage of the count value. Furthermore, Bobic taught the value stored in loop buffer was used to index the data record (e.g. see col. 17, lines 56-65, see also loop buffer 206 in col. 25, lines 1-6).

Jouppi already taught storage of requested piece of data in a buffer, but it failed to disclosed a loop buffer, however, Bobick disclosed a loop buffer. Although Bobick's loop buffer stores count value, Bobick showed the teacing of using a loop buffer in integration of a cache array, one ordinary skill in the art should be able to regnize the use of this integration structure of Bobick into Jouppi to store requested data because Jouppi already taught the storage of requested data in a buffer.

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Patel et al. (5,353,426) in view of Fleck et al. (6,085,315).

Art Unit: 2189

With regard to claim 1, Patel teaches method of executing an instruction comprising:

- a) determining if an instruction information portion (see the information relating to the instruction in col.8, lines 48-68, col.9, lines 1-2) is stored in a buffer (see fig.5 [88], col.9, lines 18-24, see also col.8, lines 48-68, col.9, lines 1-2 for the instruction information stored in the buffer); and
- b) determining if a portion of an instruction is stored in a cache (see fig.5 [84], see the cache hit in co1.9, lines 10-12, see the subset of instruction stored in cache 44 in col.3, lines 10-13, col.5, lines 47-56, see how the cache tag 46 related to the cache 44 in col.3, lines 18-24, col.7, lines 67-68, co1.8, lines 1-4, see also col.8, lines 31-41 for the tag matching operation).

Patel did not specifically teach his buffer was a loop buffer as claimed. However, Fleck disclosed a cache system for including a loop buffer [loop cache buffer] for storing and providing information of instructions executed in a loop (e.g see co1.3, lines 25-67, col.4, lines 1-17). It would have been obvious to one of ordinary skill in the art to use Fleck in Patel for using the loop buffer for determining if at least a portion of the instruction was stored in a buffer as claimed because the use of Fleck's loop buffer could provide the capability to reduce the number of times of a given request made frequently to the Cache array of Patel, thereby minimizing the R/W cycle, and it could be achieved by defining the I/O ports of the loop buffer of Fleck into Patel's configuration, and because Patel already taught the use of a buffer [cache miss buffer] in

Art Unit: 2189

addition to a cache to reduce the wait time (e.g see col.3, lines 48-53), although the buffer was not used as loop buffer, one of ordinary skill in the art should be able to recognize Fleck's loop buffer which was used in addition to a cache subsystem (see col.2, lines 49-55) for storing instructions frequently used to minimize the memory access time (Col. 1, lines 65-67, coil.2, lines 1-2) could have provided a solution to Patel's cache array, and, and in doing so provided a motivation.

With regard to claim 2, Patel also included determining if a portion of address was equal [tag matched] to a tag (e.g. see fig.5 [88], col.8, lines 1-41).

With regard to claim 3, Patel also compared the portion address corresponding to instruction (See the address information in descriptive bits in fig.4) with the tag address (see the tag address from the cache tag array (see col.8, lines 31-68).

Claims 6, and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Patel et al. (5,353,426) in view of Fleck et al. (6,085,315) as applied to claim 1 above, and further in view of Uesugi (6,154,814).

Neither Patel nor Fleck disclosed the loading of a tag register after a portion of instruction was in the cache as claimed. As already taught by Patel, an instruction or portion found in the cache was a hit condition by comparing the tag addresses (e.g. see col.9, lines 3-12, see also applicant's specification in page 2, lines 8-15 about the "hit" condition). However, Patel did not specifically teach the loading of a tag register after

Art Unit: 2189

the hit condition. Nevertheless, Uesugi disclosed a cache system for loading a tag register [16] after a hit occurred (e.g. see eo1.2, lines 33-39, see also co1.2, lines 13-21 for the tag address e.g. see col.6, lines 41-48). It would have been obvious to one of ordinary skill in the art to use Uesugi in Patel for loading a tag register after a hit as claimed because the use of Uesugi could provide Patel greater flexibilities for adapting specific processing requirements, such as saving an extra copy or updated version of the tag address to minimize the access deadlock of future hits or misses, and it could be readily done by defining a tag register, such as the one taught by Uesugi, into the configuration parameters of Patel (e.g. the bit length, register type etc.) so the tag register of Uesugi could be recognized by Patel, and for the reasons set forth above, provided a motivation.

With regard to claim 7, the value of Uesugi's tag register was also a storage location (see the address stored in the EA register in col.2, lines 21-38).

Claims 9, 10, 18,19, and 20-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jouppi (5,958,040) in view of Bobick et al. (6,535,583).

With regard to claim 9, Jouppi disclosed a cache memory system including at least:

a) determining if a first piece of data is in a buffer (e.g. the comparison of the data address with the tag in the entry of the buffer [310] in col.l0, lines 46, see figs.3, 5);

Art Unit: 2189

b) enabling a portion of a memory array [cache] corresponding to the entry of the buffer (e g see the transfer of the corresponding cache line in co1.10, lines 52-54).

Jouppi did not specifically teach his memory array included the loop buffer as claimed.

However, Bobick disclosed a loop buffer [140] included in a memory array [16] (see fig.3, col.10, lines 10-18). It would have been obvious to one of ordinary skill in the art to use Bobick in Jouppi for including the loop buffer in the memory array as claimed because the use of Bobick could provide the processing ability of Jouppi to accept a predetermined set of repeatedly executed instructions at a given request and at a given set of address space, thereby minimizing the access cycle (e.g. without additional control lines) and the hardware overheads of the circuits, although Jouppi's memory array [cache] and the buffer ware separate memories, Bobick, provided the solution by disclosing an integrated structure of the loop buffer with the memory array, one of ordinary skill in the art should be able to recognize the advantage the integrated structure taught by Bobick would be applicable in Jouppi to achieve the enhanced processing speed in the memory system as Jouppi did suggest the desirability of integrating the cache and the buffer in a larger module structure (e.g. see col.3, lines 60-64), and in doing so, provided a motivation.

With regard to claim 10, Jouppi also enabled only the portion comprising the first piece of data (see only the cache line being transferred in co1.10, lines 52-54)

Art Unit: 2189

With regard to claim 18, Jouppi also included a tag lookup (see the search in the entries in the tag queue before the full in (col.10, lines 43-67).

With regard to claims 19,21, Jouppi was applicable to a DSP processing because it was CISC and RISC processing. In addition, Bobick was directed to a DSP processing (see fig. I DSP processor).

With regard to claim 20, Jouppi disclosed a cache and a buffer (e.g see fig. 1). Jouppi did not specifically teach his cache and buffer were adapted in a memory array as claimed. However, Bobick disclosed a loop buffer [140] included in a memory array [16] (see fig.3, co1.10, lines 10 18). It would have been obvious to one of ordinary skill in the art to use Bobick in Jouppi for including the memory array adapted to include the loop buffer and the cache as claimed because the use of Bobick could provide the processing ability of Jouppi to accept a predetermined group of repeatedly executed instructions at a given request and at a given set of address space, thereby minimizing the access cycle (e.g. without additional control lines) and the hardware overheads of the circuits, although Jouppi's cache and the buffer ware separate memories, Bobick provided a loop buffer integrated into a memory array [16], and one of ordinary skill in the art should be able to recognize the advantage the integrated structure taught by Bobick would be applicable in Jouppi to achieve the enhanced processing speed in the memory system as Jouppi did suggest the desirability of integrating the cache and the

Art Unit: 2189

buffer in a larger module structure (e.g. see col.3, lines 60-64), and for the above reasons, provided a suggestion to combine.

With regard to claims, 22, 23, Bobick's memory array [16] also included fixed locations because the loop buffer was physically structured into the RAM [16] (e.g. fig.3). AS for the variable locations set forth in claim 23, variable locations were also applicable in Bobick because Bobick disclosed that his RAM was mapped to respective address space (e.g. see col.6, lines 30-34).

#### Allowable Subject Matter

Claims 4, 5, 8, and 11-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2189

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mehdi Namazi whose telephone number is 571-272-4209. The examiner can normally be reached on Monday-Friday 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald Bragdon can be reached on 571-272-4204. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Mehdi Namazi October 9, 2006 REGINALD BRAGDON
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100